

1. (Amended) A semiconductor device comprising:

a MOS transistor formed on a semiconductor layer of an SOI substrate in which the semiconductor layer is formed on a semiconductor substrate of a first conductivity type with the intervention of a buried insulating film,
a contact portion for applying to the semiconductor substrate different bias voltages in an operating state and a standby state of a semiconductor circuit including the MOS transistor,

the transistor including source and drain regions of a second conductivity type, a channel of the first conductivity type, and wherein an impurity diffusion layer of the first conductivity type is formed in the semiconductor substrate under at least the entire source, drain and channel regions, so that the impurity diffusion layer is of the same conductivity type as the semiconductor substrate, and

wherein the contact portion for applying the different bias voltages is formed in a device isolation region and comprises a contact hole in the semiconductor layer and the buried insulating film, said contact hole reaching the impurity diffusion layer so that the different bias voltages are applied to the substrate via the impurity diffusion layer.

4. (Amended) A semiconductor device according to claim 1, wherein the impurity diffusion region is formed as a well in a surface of the semiconductor substrate which lies under the MOS transistor, the well having an impurity concentration higher than that of the other region of the substrate, and the bias voltages are applied to the well.

6. (Amended) A semiconductor device according to claim 5, wherein a plurality of wells are formed in the semiconductor substrate and the P-type well and the N-type well are substantially electrically isolated from each other.

SB
BY
A3
7. (Amended) A semiconductor device comprising:

a MOS transistor formed on a semiconductor layer of an SOI substrate in which the semiconductor layer is formed on a semiconductor substrate with the intervention of a

buried insulating film,

an element isolating region formed in the semiconductor layer, and

a contact region formed in the element isolating region for connection with a contact portion for applying a bias voltage to a well of the semiconductor substrate, the well being of the first conductivity type as is the other region of the semiconductor substrate directly under the well.

8. (Amended) A semiconductor device according to claim 7, wherein the well is formed in a surface of the semiconductor substrate which lies under the MOS transistor formed on the semiconductor layer, the well having an impurity concentration higher than that of the other region of the substrate, and the bias voltages are applied to the well.

Q4
10. (Amended) A semiconductor device according to claim 9, wherein a plurality of wells are formed in the semiconductor substrate and the P-type well and the N-type well are substantially electrically isolated from each other.

Please add the following new claims:

Q5
22. (New) The semiconductor device of claim 1, comprising first and second of said MOS transistors of different conductivity types on the substrate, and wherein bias voltage for both of the transistors is changed between the active and standby states so that active regions of the transistors are fully depleted simultaneously.

Q5
23. (New) The semiconductor device of claim 7, comprising first and second of said MOS transistors of different conductivity types on the substrate, and wherein bias voltage for both of the transistors is changed between the active and standby states so that active regions of the transistors are fully depleted simultaneously.

Sub B6
24. (New) A semiconductor device comprising:
a PMOS transistor and an NMOS transistor formed on a semiconductor layer of an SOI substrate in which the semiconductor layer is formed on a semiconductor substrate of a first conductivity type with the intervention of a buried insulating film,